



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/254,939	03/17/1999	HIDEO MIURA	500.36904X00	7779

7590

03/05/2003

ANTONELLI TERRY STOUT & KRAUS
1300 NORTH SEVENTEENTH STREET
SUITE 1800
ARLINGTON, VA 22209

EXAMINER

MAI, ANH D

ART UNIT PAPER NUMBER

2814

DATE MAILED: 03/05/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/254,939

Applicant(s)

MIURA ET AL.

Examiner

Anh D. Mai

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 December 2002 and 30 January 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6,9,10,12,13,15,17-39 and 41-53 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6,9,10,12,13,15,17-39 and 41-53 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

Art Unit: 2814

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on December 2, 2002 and January 30, 2003 has been entered.

Amendment

2. Amendment filed December 2, 2002 and January 30, 2003 have been entered as Paper No. 23 and 27, respectively. Claims 14 and 40 have been canceled. Claims 1, 2, 4, 5, 9, 10, 15, 39, 41-48 have been amended. Claims 49-53 have been added. Claims 1-6, 9, 10, 12, 13, 15, 17-39 and 41-53 are pending.

Claim Rejections - 35 USC § 102

~~The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the~~
basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1, 9, 10, 12, 13, 15, 17-20, 30-39, 41, 42, 46-49 and 52 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Mehta et al. (U.S. Patent No. 5,646,063) (cited previously).

Art Unit: 2814

With respect to claim 1, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming a trench (44) having a desired depth at a predetermined position of the circuit formation surface of the semiconductor substrate (12), the trench having an upper end portion adjacent the circuit formation surface of the semiconductor substrate;

(c) oxidizing a trench portion formed in the semiconductor substrate (12), exposed in the trench;

(d) burying a buried insulating film (60) into the trench (44) so oxidized;

(e) after burying the buried insulating film (60), removing the insulating film (60) on the oxidation prevention film (18);

(f) after the removing, oxidizing only a portion of the upper end portion of the trench, and not substantially at other portion of the semiconductor substrate lining the trench, so as to provide a curvature of the upper end portion of the trench;

~~(g) eliminating the oxidation prevention film (18) formed on the semiconductor substrate;~~

and

(h) after eliminating, forming a gate oxide film (135). (See Figs. 1-9).

With respect to claim 9, as best understood by the examiner, Mehta teaches a method of fabricating a semiconductor device as claimed including:

Art Unit: 2814

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming trench regions (44) in the substrate from the circuit formation surface thereof;

(c) performing a first oxidation to form an oxide film (56) on the trench regions (44) formed in step (b), and

(d) forming an insulating film (60) inside the oxidized trench regions (44) so as to completely fill them, thereby forming completely filled trench regions, and forming the insulating film (60) on the oxidation prevention film (18),

(e) removing the insulating film (60) formed on the oxidation prevention film (18);

(f) after the removing, performing a second oxidation to selectively oxidize only an opening side of the completely filled trench regions in the substrate; and

(g) after performing the second oxidation, removing the oxidation prevention film (18), and forming a gate oxide film (135). (See Figs. 1-9).

With respect to claim 10, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming a trench (44) having a desired depth at a predetermined position of the circuit formation surface of the semiconductor substrate, the trench having an upper end portion adjacent the circuit formation surface of the semiconductor substrate;

Art Unit: 2814

(c) oxidizing a trench portion formed in the semiconductor substrate, exposed in the trench (44);

(d) burying a buried insulating film (60) into the trench so oxidized, the insulating film also being formed on the oxidation prevention film (18);

(e) removing the insulating film (60) formed on the oxidation prevention film (18)

~~(f) after removing, oxidizing only a portion of the semiconductor substrate, at the upper~~
end portion of the trench and not substantially at other portions of the semiconductor substrate lining the trench, to provide the upper end portions with a curvature; and

(g) removing the oxidation prevention film (18) formed on the circuit formation surface of the semiconductor substrate. (See Figs. 1-9).

With respect to claim 12, providing curvature of Mehta includes forming a well known bird's beak at the upper end portion of the trench. (see Fig. 1).

With respect to claim 13, the providing the curvature of Mehta is formed such that an angle (θ) between the circuit formation surface of the semiconductor substrate and a side surface
~~of the semiconductor substrate forming the trench is within a range of $90^\circ < \theta > 180^\circ$~~

With respect to claim 15, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

Art Unit: 2814

(b) forming a trench (44) having a desired depth at a predetermined position of the circuit formation surface of the semiconductor substrate, the trench having an upper end portion thereof extending to the circuit formation surface of the semiconductor substrate;

(c) oxidizing a trench portion formed in the semiconductor substrate, exposed in the trench (44), so as to provide the upper end portion of the trench with a curvature;

~~(d) burying a buried insulating film (60) into the trench so oxidized, the insulating also~~
being formed on the oxidation prevention film (18);

(e) removing the insulating film (60) formed on the oxidation prevention film (18),
having the buried insulating film (60) in the trench;

(f) after removing, performing thermal oxidation of the semiconductor substrate (12) only at the upper portion end portion of the trench (44), to increase the curvature provided in step (c);
and

(g) removing the oxidation prevention film (18) formed on the circuit formation surface of the semiconductor substrate (12). (See Figs. 1-9).

~~With respect to claim 41, Mehta teaches a method of fabricating a semiconductor device~~
as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming a trench (44) having a desired depth at a predetermined position of the circuit formation surface of the semiconductor substrate (12), the trench having an upper end portion adjacent the circuit formation surface of the semiconductor substrate;

Art Unit: 2814

(c) oxidizing a trench portion formed in the semiconductor substrate, exposed in the trench (44), forming a curvature of the upper end portion of the trench (44);

(d) burying a buried insulating film (60) into the trench (200) so oxidized, the insulating film also being formed on the oxidation prevention film (18);

(e) removing the insulating film (60) formed on the oxidation prevention film (18);

(f) after the removing, selectively oxidizing the semiconductor substrate at the upper end portion so as to provide an increased curvature of the upper end portion of the trench (44) as compared with the curvature formed in step (c);

(g) eliminating the oxidation prevention film (18) formed on the semiconductor substrate; and

(h) after the eliminating, forming a gate oxide film (135). (See Figs. 1-9).

With respect to claim 46, Mehta '063 teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming a trench regions (44) in the substrate from the circuit formation surface thereof;

(c) performing a first oxidation to form an oxide film (56) on the trench regions formed in step (b), so as to provide a curvature at an opening side of the trench regions (44); and

Art Unit: 2814

(d) forming an insulating film (60) inside the oxidized trench regions (44) so as to completely fill them, the insulating film (60) also being formed on the oxidation prevention film (18);

(e) removing the insulating film (60) formed on the oxidation prevention film (18);

(f) after the removing, performing a selective second oxidation to selectively oxidize the opening side of the completely filled trench regions (44) in the substrate (12) so as to provide an increased curvature at the opening side as compared to the curvature provided in step (c); and

(g) after performing the second oxidation, removing the oxidation prevention film (18) and forming a gate oxide film (135). (See Figs. 1-9).

With respect to claim 47, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(b) forming a trench (44) having a desired depth at a predetermined positions of the circuit formation surface of the semiconductor substrate (12), the trench having an upper end portions thereof extending to the circuit formation surface of the semiconductor substrate (12);

(c) oxidizing a trench portions formed in the semiconductor substrate (12), exposed in the trenches (44), there by providing the upper end portion of the trench with a curvature;

(d) burying a buried insulating film (60) into the trench (44) so oxidized, the insulating film (60) also being formed on the oxidation prevention film (18);

(e) removing the insulating film (60) formed on the oxidation prevention film (18);

Art Unit: 2814

(f) after the removing, providing the upper end portion of the trench (44) with an increased radius of curvature, as compared with the radius of curvature provided in step (c), by selectively oxidizing the upper end portion of the trench (44); and

(g) removing the oxidation film prevention film (18) formed on the circuit formation surface of the semiconductor substrate (12). (See Figs. 1-9).

With respect to claim 17, the oxidizing of Mehta is thermal oxidation, so as to provide the curvature.

With respect to claims 18-20 and 30-38, the buried insulating film of Mehta is silicon oxide, deposited by CVD.

With respect to claim 39, the step (f) of removing the oxidation prevention film (18) of Mehta is performed after the performing thermal oxidation.

With respect to claims 42 and 48, step (g) of Mehta is performed after step (f).

With respect to claims 49 and 52, the oxidation prevention film (18) of Mehta is eliminated after the oxidizing only a portion of the semiconductor substrate.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

4. Claims 2, 3, 5, 6, 21-23, 27-29, **43**, 44 and 51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mehta '063 in view of Kojiro (JP-01-107554) (cited previously).

Art Unit: 2814

With respect to claims 2 and 43, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(c) forming trenches (44) having a predetermined depth in the semiconductor substrate;

(d) oxidizing trench portions formed in the semiconductor substrate (12), exposed in the trenches (44);

(e) burying a buried insulating film (60) into the trench so oxidized, the insulating film (60) also being formed on the oxidation prevention film (18);

(f) removing the insulating film (60) formed on the oxidation prevention film (18);

(g) oxidizing only portion of the semiconductor substrate extending from the corners, and not substantially at other portions of the semiconductor substrate lining the trenches, after the removing, so as to increase the curvature of the trenches corner;

(h) eliminating the oxidation prevention film (18) formed on the semiconductor substrate; and

(i) after eliminating, forming a gate oxide film (135). (See Figs. 1-9)

Thus, Mehta is shown to teach all the features of the claim with the exception of forming the trenches using two steps etching.

However, Kojiro '554 teaches forming a trench using two steps etch:

(b) forming shallow trenches having a radius curvature at the corners in a desired position of the circuit formation surface of a semiconductor substrate (1);

Art Unit: 2814

(c) forming trench having a predetermined depth to the shallow trenches having a radius of curvature so formed. (See Figs. 1).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the trenches of Mehta using two etching steps as taught by Kojiro to reduced leakage current. (See Constitution).

With respect to claim 5, Mehta teaches a method of fabricating a semiconductor device as claimed including:

(a) forming an oxidation prevention film (18) on a circuit formation surface of a semiconductor substrate (12);

(c) forming trenches (44) having a predetermined depth in the semiconductor substrate;

(d) oxidizing trench portions formed in the semiconductor substrate (12), exposed in the trenches (44);

(e) burying a buried insulating film (60) into the trench so oxidized, the insulating film (60) also being formed on the oxidation prevention film (18);

(f) removing the insulating film (60) formed on the oxidation prevention film (18);

(g) after the removing, oxidizing only portion of the semiconductor substrate extending from the corners, and not substantially at other portions of the semiconductor substrate lining the trenches, so as to increase the curvature of the trenches corner;

(h) removing the oxidation prevention film (18) formed on the circuit formation surface of the semiconductor substrate (12); and

Art Unit: 2814

(i) after the oxidizing the semiconductor substrate (12), forming a gate oxide film (135).

(See Figs. 1-9).

Regarding the formation of shallow trenches having radius of curvature, the similar reasoning as that of claims 2 and 43 is also applied here.

With respect to claims 3, 6, the step for forming shallow trenches of Kojiro is carried out by isotropic etching and the step of forming trenches is carried out by anisotropic etching to a predetermined depth.

With respect to claims 21-23, 27-29, the buried insulating film of Mehta is silicon oxide, deposited by CVD.

With respect to claim 44, step (h) of Mehta is performed after step (g).

With respect to claim 51, the oxidation prevention film (18) of Mehta '063 is removed after the oxidizing only portion of the semiconductor substrate.

5. ~~Claims 4, 24-26, 45, 50 and 53 are rejected under 35 U.S.C. 103(a) as being unpatentable~~
over Mehta (U.S. Patent No. 5,679,599) (cited previously).

With respect to claim 4, Mehta '599 teaches a method of fabricating a semiconductor device substantially as claimed including:

(a) forming an oxidation prevention film (120) on a circuit formation surface of a semiconductor substrate (100);

Art Unit: 2814

(b) forming a trench having a predetermined depth at a desired positions of the circuit formation surface of the semiconductor substrate, the trench having an upper end portion (185) not covered by the oxidation prevention film (120);

(c) oxidizing trench portions formed in the semiconductor substrate, exposed in the trench;

(d) burying a buried insulating film (230) into the trench so oxidized, the insulating film also being formed on the oxidation prevention film (120);

(e) removing the insulating film (230) on the oxidation prevention film (120);

(f) after the removing, oxidizing only a portion of the semiconductor substrate at the upper end portion of the trenches, and not substantially at other portions of the semiconductor substrate lining the trenches, the upper end portions not covered by the oxidation prevention film being oxidized;

(g) removing the oxidation preventing film (120) formed on the circuit formation surface of the semiconductor substrate; and

(h) after the oxidizing the semiconductor substrate, forming a gate oxide film. (See Figs. 11-18).

Thus, Mehta '599 is shown to teach all the features of the claim with the exception of explicitly disclosing the removal of the oxidation preventing film (120) and forming a gate oxide film.

However, the teaching of Mehta includes forming the isolation structure in an integrated circuit such as CMOS and memory devices, as shown in Fig. 5.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the oxidation prevention film (120) and form the gate oxide on the semiconductor substrate of Mehta at the completion of the isolation structures since the process is well known and within the ability of a skill worker in the art prior to the forming the CMOS and the memory devices.

With respect to claims 24-26, the buried insulating film (230) of Mehta is silicon oxide, deposited by CVD.

With respect to claim 45, Mehta '599 teaches a method of fabricating a semiconductor device substantially as claimed including:

- (a) forming an oxidation prevention film (120) on a circuit formation surface of a semiconductor substrate (100);
- (b) forming a trench (200) having a predetermined depth at a desired positions of the circuit formation surface of the semiconductor substrate (100), the trench having an upper end portions not covered by the oxidation prevention film (120);
- (c) oxidizing a trench portions formed in the semiconductor substrate (100), exposed in the trenches (200), so as to provide a curvature at the upper end portions of the trench (200);
- (d) burying a buried insulating film (230) into the trench (200) so oxidized, the insulating film (230) also being formed on the oxidation prevention film (120);

Art Unit: 2814

(f) selectively oxidizing the semiconductor substrate (100) after the insulating film (230) formed on the oxidation prevention film (120) is removed, the upper end portion not covered by the oxidation prevention film (120) being oxidized;

(g) removing the oxidation prevention film (120) formed on the circuit formation surface of the semiconductor substrate; and

(h) after oxidizing the semiconductor substrate, forming a gate oxide film. (See Figs. 11-18).

Regarding the removal of the oxidation preventing film (120) and forming a gate oxide film, the similar reasoning as that of claim 4 is also applied here.

With respect to claims 50 and 53, the oxidation prevention film (120) of Mehta '599 is removed after the oxidizing only portion of the semiconductor substrate.

Response to Arguments

6. Applicant's arguments with respect to all claims have been considered but are moot in view of the new ground(s) of rejection.

The Amendment to the claims have altered the scope of the claims. The Office Action based on the amended claims constitutes new ground of rejection.

Conclusion

Art Unit: 2814

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (703) 305-0575. The examiner can normally be reached on 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

A.M
February 27, 2003

Wael Fahmy
SUPERVISORY PRIMER EXAMINER
TECHNOLOGY CENTER 2800